Hanoi University of Science and Technology

School of Electronics and Telecommunications

Viện Điện tử - Viễn thông

Vietnamese-VNEnglish (United Kingdom)
Department

Bộ môn Điện tử và Kĩ thuật máy tính

Le Dung

 

KTMT Le Dung

Dr. LE DUNG

Senior Lecturer

Department of Electronics and Computer Engineering

Current work address: Room 406 - C9 Building

Hanoi University of Science and Technology

Email:  This e-mail address is being protected from spambots. You need JavaScript enabled to view it

Tel: (+84) 24 38692242   (+84) 24 38694957   


 

Teaching Subjects:

Digital Electronics

Digital Design with VHDL

Computer Networks

Fundalmentals of Image Processing.

Classification of Image using Neutron Networks

Image Processing

Research Trends:

  • Digital Image Processing.
  • Pattern Recognition.
  • Neuron Networks.
  • Human Robot Interaction base on Gesture Recognition
  • Design Smart Vision Sensors.
  • Design Circuits for Robots

Publications:

1

“Hand feature extraction based on distance transformation and Hough transformation”

Tác giả chính

JSME Robotics and Mechatronics Conference in Japan

2009

2

“Fast Hand Feature Extraction Based on Connected Component Labeling, Distance Transform and Hough Transform”

Tác giả chính

Journal of Robotics and Mechatronics, Vol.21 No.6, Fuji Publishing Japan

 

2009

3

“Fast Fingertips Positioning Based on Distance-based Feature Pixels”

Tác giả chính

3rd International Conference on Communications and Electronics (ICCE 2010), Nha Trang, Vietnam

 

2010

4

“Two-hand Gestures Tracking and Recognition for Human-Robot Interaction System”

Tác giả chính

SEATUC 2010 Conference in

Bangkok

2012

5

“Efficient determination of disparity map from stereo images with modified Sum of Absolute Differences (SAD) algorithm”

Đồng tác giả

The International Conference on Advanced Technologies for Communications 2013 (ATC'13)

2013

6

“Transportation Mode Detection on Mobile Devices Using Recurrent Nets”

 

Đồng tác giả

ACM MULTIMEDIA 2016 Conference

Amsterdam,

The Netherlands

2016

7

Using the KINECT camera in Constructing Models for Grading Movements of Vietnamese Tranditional Martial Art”

Đồng tác giả

Tạp chí Khoa học và Công nghệ

Số 108

Tháng 11

2016

8

Self-Gated Recurrent Neural Networks for Human ActivityRecognition on Wearable Devices

Đồng tác giả

ACM Multimedia 2017 Conference

Mountain View CA USA

2017

Books:

 

A book chapter : Le Dung and Makoto Mizukawa, “Designing a Pattern Recognition Neural Network with a Reject Output and Many Sets of Weights and Biases”, chapter 21 of “Pattern Recognition Techniques, Technology and Applications”, ISBN 978-953-7619-24-4, pages: 507-522, published by I-Tech Education and Publishing 2008.

 

Finished Projects:

1 Đề tài: “Hệ thống nhận dạng mã số bưu điện viết tay trên phong bì thư”.

Mã số đề tài : 010-2001-TCT-RDP-BC-26.

Viện Khoa học kỹ thuật bưu điện

Chủ quản Tổng công ty bưu chính viễn thông

 

2.Đề tài :  “Nghiên cứu chế tạo và ứng dụng một số hệ thống quang tích hợp trong điện tử - viễn thông"

Mã số đề tài: KC.01.13 – Thuộc chương trình Khoa học – Công nghệ trọng điểm cấp nhà nước về Công nghệ thông tin và truyền thông (KC.01)

 

 “Thiết kế modul Ethernet quang (OEMC) ứng dụng trong môi trường mạng LAN, MAN và truy nhập”

Được công bố trong Chuyên san : “Các công trình nghiên cứu - triển khai viễn thông và công nghệ thông tin” trang 32-40, Tạp chí Bưu chính viễn thông và công nghệ thông tin số 13 xuất bản tháng12/2004 – ISSN 0866-7039.

Sản phẩm modul OEMC đã được chế tạo thành công và trưng bày giới thiệu tại triển lãm Vietnam Telecom 2004

 

 

Danh Sách CỰU Cán bộ Giảng Viên Bộ môn KTĐT

 

 TS Bùi Việt Khôi

Đã chuyển tới Bộ Khoa học Công nghệ

Ngo Vu Duc

 

 

 

Full name: Dr. Ngo Vu Duc

Work address: TBA

Email: This e-mail address is being protected from spambots. You need JavaScript enabled to view it

 

Website:

Tel:  0919290975

Fax:

Teaching Courses

-          System on Chip Design and Verification

 

Research Interests

-          SoC and NoC Design

-          Wireless Communications

-          Multimedia Codec

Published Papers

1

An Expurgated Union Bound for Space-Time Code Systems

First Author

LNCS (Springer-Verlag), Vol. 3124

2004

2

Analyzing the Performance of Mesh and Fat-Tree topologies for Network on Chip design

First Author

LNCS (Springer-Verlag),Vol. 3824

2005

3

Designing On-Chip Network based on optimal latency criteria

First Author

 LNCS (Springer-Verlag) Vol. 3820 

2005

4

The Optimum Network on Chip Architectures for Video Object Plane Decoder Desig

First Author

LNCS (Springer-Verlag), Vol. 4330

2006

5

Throughput aware mapping for Network on Chip Design of H.264 Decoder

First Author

 LNCS (Springer-Verlag), Vol. 4331

2006

6

Realization of Video Object Plane Decoder on On-Chip-Network Architecture

Co-Author

 LNCS (Springer-Verlag), Vol.  3820

2005

7

Latency Optimization for NoC Design of H.264 Decoder Based on Self-similar Traffic Modeling

First Author

 LNCS (Springer-Verlag), Vol. 4742

2007

8

An QoS Aware Mapping of Cores Onto NoC Architectures

Co-Author

LNCS (Springer-Verlag), Vol. 4742

2007

9

Performance and Complexity Analysis of Credit-Based End-to-End Flow Control in Network-on-Chip

Co-Author

LNCS (Springer-Verlag), Vol. 4742

2007

 

 

 

 

 

10

Tightening union bound by applying Verdu theorem for LDPC

First Author

IEEE PIMRC2003

2003

11

Expurgated Tangential Bound of Low Density Parity Check

First Author

 IEEE CSNDSP2004

2004

12

Expurgated Sphere Bound of LDPC

First Author

IEEE PIMRC2004

2004

13

On Chip Network: Topology design and evaluation using NS2

First Author

 IEEE ICACT2005

2005

14

Designing Network on Chip based on Fat-Tree topology

First Author

IEEE ICT2005

2005

15

On-Chip Network latency analysis and optimization using Branch and Bound algorithm

First Author

ITC-CSCC2005

2005

16

Realization of Video Object Plane decoder on Mesh On Chip Network Architecture

Co-Author

IASTED CSS2005

2005

17

Implementation of H.264 Decoder on On-Chip-Network Architecture

Co-Author

 ISOCC2005

2005

18

An optimum mapping of IPs for On-Chip Network design based on the minimum latency constraint

First Author

 IEEE Tencon2005

2005

19

The Optimized Tree-based Network on Chip Topologies for H.264 Decoder Design

First Author

 IEEE ICCES’06

2006

20

Multiplane Virtual Channel Router for Network-on-Chip Design

Co-Author

 IEEE HUT-ICCE’06

2006

21

A Virtual Channel Router with Wavefront Allocation Scheme for On-Chip Network

Co-Author

 IEEE HUT-ICCE’06

2006

22

Realizing Network on Chip Design of H.264 Decoder Based on Throughput Aware Mapping

First Author

 IEEE HUT-ICCE’06

2006

23

Assessing Routing Behavior on On-Chip-Network

Co-Author

IEEE ICCSC’06

2006

24

High-rate Space-Time Block Coded Spatial Modulation

Co-Author

IEEE ATC’12

2012

25

A Novel Spatially-Modulated orthogonal Space-Time Block Code For 4 Transmit Antennas

Co-Author

IEEE ISSPIT’ 12

 

 

 

Published Books

Not Available

Current master students

Not Available

Current Ph.D students

Not Available

Other information

(If any)

Not Available

 

Facilities

A. Laboratories: Digital Electronics Lab, Microprocessor Engineering Lab, Electronics Engineering Lab and Programming Language Lab.

 

 The Departure of Electronics and Computer Engineering has 02 laboratories, served for: Digital Electronics, Microprocessor Engineering, Electronics Engineering and Programming Language laboratory experiments. With enthusiastic and well-trained experiment guiders, gradually upgrading equipments, the laboratories are well contributing for a large amount or students (Standard System, Talented Enginneer Programme, Advanced Training Programme, College Department Students, On-The-Job Training, Engineer II with about 4,000 students per year).

 

Staffs:

  1.Master. Vương Lan Nhi, Electronics Engineering Lab and Programming Language Lab's guider.

  2.Master. Nguyễn Thanh Hải, Digital Electronics Lab and Microprocessor Engineering Lab's guider.

 

1. Electronics Engineering Experiments:

     Location: C9 - 308

     Goal: To provide an overview of Electronics Engineering for students. This subject is for students around the university.

 

2. Programming Language Experiments:

    Location: C9 - 407

    Goal: To provide practical skills of basic and advanced programming for students.

 

3. Microprocessor Engineering Experiments:

     Location: C9 - 407

     Goal: To provide an overview of Microprocessor Engineering and Assembly programming methods for students.

 

4. Digital Electronics Experiments:

    Location: C9 - 308

    Goal: To provide basic practical skills of Digital Electronics Engineering and Hardware Description Language for students.

Cooperation

Cooperation with Kinki University - Japan
Cooperation with Shibaura Institute - Japan

More Articles...